版权说明 操作指南
首页 > 成果 > 详情

一种低噪声交叉耦合结构集成石英晶体振荡器’

认领
导出
下载 Link by 中国知网学术期刊 Link by 维普学术期刊 Link by 万方学术期刊
反馈
分享
QQ微信 微博
成果类型:
期刊论文
论文标题(英文):
A Low Noise Cross-coupled Integrated Quartz Crystal Oscillator
作者:
谢海情;曾承伟;曾健平;唐俊龙;贾新亮;...
通讯作者:
Zeng, Jianping(zengjp@hnu.edu.cn)
作者机构:
[谢海情; 唐俊龙; Zeng, Chengwei; 贾新亮; 彭永达; 王超] School of Physics &, Electronic Science, Changsha University of Science &, Technology, Changsha, 410114, China
[Zeng, Jianping] College of Physics and Microelectronics Science, Hunan University, Changsha, 410082, China
通讯机构:
College of Physics and Microelectronics Science, Hunan University, Changsha, China
语种:
中文
关键词:
晶体振荡器;相位噪声;交叉耦合;RC高通滤波
关键词(英文):
CMOS integrated circuits;Crystal oscillators;Crystal structure;High pass filters;Oscillators (electronic);Passive filters;Quartz;Circuit structures;CMOS processs;Common mode feedback;Cross-coupled;Filter circuits;Output waveform;Quartz crystal oscillators;Supply voltages;Phase noise
期刊:
湖南大学学报(自然科学版)
ISSN:
1674-2974
年:
2017
卷:
44
期:
2
页码:
117-121
基金类别:
National Natural Science Foundation of China(61404011); Natural Science Foundation of Hunan Province of China(2015JJ3001); The National Science and Technology Pillar Program Plan Period(2014BAH28F04); Construct Program of the Key Discipline in Hunan Province; Aid Program for Science and Technology Innovative Research Team in Higher Educational Institutions of Hunan Province.
机构署名:
本校为第一机构
院系归属:
物理与电子科学学院
摘要:
通过改进电路结构,采用CMOS交叉耦合结构提供负阻,设计一种20 MHz的集成石英晶体振荡器.在该振荡器中,采用共模反馈使其输出稳定的直流电平,并增加RC 高通滤波器和预抑制电路降低其相位噪声.基于NUVOTON 0.35 $\mu {\rm{m}}$ CMOS工艺,利用Cadence Spectre对电路进行仿真,结果表明,在电源电压为3.3 V,偏置电流约400 $\mu {\rm{A}}$时,该振荡器的起振时间约为1.5 ms,输出波形峰-峰值为1.08 V,输出直流电平约为801.6 mV.输出信号频率为19.95 MHz,相位噪声分别可以达到-155 dBc/Hz@l kHz, -164 dBc/Hz@10 kHz.
摘要(英文):
By improving the circuit structure and adopting the CMOS cross-coupled structure to provide negative resistance, a 20 MHz integrated quartz crystal oscillator was proposed. In this oscillator, the common-mode feedback was adopted to achieve stable DC output, and the RC high filter circuit and the pre-rejection circuit were designed to reduce the phase noise. With NUVOTON 0.35 μm CMOS process, the circuit was designed and simulated by the Spectre in Cadence. Under the supply voltage of 3.3 V and the bias current of 400 μA, the results indicate...

反馈

验证码:
看不清楚,换一个
确定
取消

成果认领

标题:
用户 作者 通讯作者
请选择
请选择
确定
取消

提示

该栏目需要登录且有访问权限才可以访问

如果您有访问权限,请直接 登录访问

如果您没有访问权限,请联系管理员申请开通

管理员联系邮箱:yun@hnwdkj.com